


ZnO/NiO Diode-Based Charge-Trapping Layer for Flash Memory Featuring Low-Voltage Operation

Cherng-En Sun, Chin-Yu Chen, Ka-Lip Chu, Yung-Shao Shen, Chia-Chun Lin, and Yung-Hsien Wu*

Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan

ABSTRACT: A stacked oxide semiconductor of n-type ZnO/p-type NiO with diode behavior was proposed as the novel charge-trapping layer to enable low-voltage flash memory for green electronics. The memory performance outperforms that of other devices with high κ and a nanocrystal-based charge-trapping layer in terms of a large hysteresis memory window of 2.02 V with ± 3 V program/erase voltage, a high operation speed of 1.88 V threshold voltage shift by erasing at -4 V for 1 ms, negligible memory window degradation up to 10^5 operation cycles, and 16.2% charge loss after 10 years of operation at 85 °C. The promising electrical characteristics can be explained by the negative conduction band offset with respect to Si of ZnO that is beneficial to electron injection and storage, the large number of trapping sites of NiO that act as other good storage media, and most importantly the built-in electric field between n-type ZnO and p-type NiO that provides a favorable electric field for program and erase operation. The process of diode-based flash memory is fully compatible with incumbent VLSI technology, and utilization of the built-in electric field ushers in a new avenue of accomplishing green flash memory.

KEYWORDS: ZnO, NiO, diode, charge-trapping layer, erase speed, low power, green flash memory



With a dramatic increase in the need for flash memory because of the prevalence of mobile gadgets, wearable devices, and cloud service systems, developing green flash memory with low power consumption is an essential topic to fulfill a sustainable and an environmentally friendly community. Flash memory devices with low-voltage operation not only suppress power dissipation but also enable peripheral charge pump circuitry with smaller area and enhanced reliability. Because external power sources continuously decrease (<3.3 V) and conventional polysilicon floating gate-based flash memory usually adopts 15–25 V for operation, charge trap flash (CTF) memory has drawn intensive attention because of its capability to scale operation voltage. For CTF memory, metal nanocrystals (NCs), such as Au NCs,¹ Ni NCs,² W NCs,³ and TiN NCs,⁴ and high-permittivity (high- κ) dielectrics, such as HfO₂,^{5,6} ZrO₂,^{7,8} ZrON,⁹ HfON,¹⁰ HfO₂/Al₂O₃,^{11,12} HfO₂/Si₃N₄,¹³ and even pure TaN¹⁴ and graphene,¹⁵ have been proposed as the charge-trapping layers. Although these charge-trapping layers realize memory devices with high speed as well as good reliability, the operation voltage is larger than 10 V, and there is still room to reduce the voltage. Recently, with the advent of oxide semiconductors for high-performance thin-film transistors, besides their application to channel materials, oxide semiconductors such as ZnO,^{16–19} IGZO,^{20,21} and NiO²² also find new applications in the charge-trapping layer for nonvolatile memory. For ZnO- and IGZO-based charge-trapping layers, most memory devices were also formed on oxide semiconductor channel material such as ZnO¹⁸ and IGZO.^{19,20} It has rarely been reported that a ZnO-based charge-trapping layer can be integrated on Si channel flash memory devices.¹⁷ The most intriguing point to using a ZnO-

based charge-trapping layer on Si channel devices lies in the unique property of a negative conduction band offset (NCBO) with respect to Si. This property has several advantages¹⁷ for memory operation: (1) a higher program speed due to a larger tunneling current from the Si substrate and a lower tunneling current through blocking oxide; (2) enhanced retention due to a suppressed leakage current through a higher barrier with respect to tunnel/blocking oxide. For a NiO-based charge-trapping layer, the major advantage for memory operation lies in the fact that it provides a large number of localization sites, which are essential to obtaining a large memory window.²² Nevertheless, oxide semiconductors usher in an alternative direction in the research of a charge-trapping layer; the operation voltage remains larger than 10 V and requires further innovation to decrease the voltage level. In fact, ZnO and NiO are well-known n-type and p-type semiconductor materials, and these characteristics were still not used to enhance the device performance previously. In this work, a stacked ZnO/NiO structure that possesses n/p diode properties was explored as the charge-trapping layer, and the main advance compared to prior arts is to take advantage of the internal built-in electric field ($E_{\text{built-in}}$), which helps program operation by storing electrons in both ZnO and NiO and facilitates erase operation by driving stored electrons back into the Si substrate more easily. In addition to the merits of the respective ZnO and NiO mentioned above, by combining the intrinsic $E_{\text{built-in}}$ values,

Received: October 29, 2014

Accepted: March 13, 2015

Published: March 17, 2015




Figure 1. (a) I – V curve for the ZnO/NiO-based diode formed on SiO_2 with bottom TaN grounded during the measurement. The inset is the structure of the diode. (b) XRD spectra for ZnO and NiO films after a 500 °C RTA treatment.




Figure 2. TEM and XPS analyses for memory devices with a ZnO/NiO charge-trapping layer. (a) Cross-sectional TEM. (b) EDS spectrum for the upper and lower charge-trapping layers. (c) SAED of the charge-trapping layer and three inner concentric rings as illustrated by radius r_1 , r_2 , and r_3 . (d) XPS depth profile.

which has never been discussed in the literature, memory devices with a ZnO/NiO diode-based charge-trapping layer enjoy superior electrical performance compared to other charge-trapping layers in terms of a larger memory window by low voltage operation (<5 V). The promising electrical characteristics are evidenced by a 2.02 V hysteresis memory window by ± 3 V program/erase voltage, a 1.88 V threshold voltage shift by erasing at -4 V for 1 ms, and a desirable endurance and retention performance. The concept of using internal $E_{\text{built-in}}$ not only enhances the performance of Si-based

memory devices but sheds light on the development of future oxide-based memory.

n-type Si substrates were used as the starting material for memory device fabrication. Thermal SiO_2 of 3.6 nm was initially grown as the tunnel dielectric. Then 11.0 nm ZnO and 9.5 nm NiO were sequentially deposited as a stacked charge-trapping layer by e-beam evaporation at room temperature. To investigate how the stacked charge-trapping layer affects the device characteristics, single ZnO of 20.2 nm and NiO of 20.5 nm were also prepared as two other split conditions. Next, a rapid thermal annealing (RTA) of 500 °C was performed to




Figure 3. (a) C - V hysteresis for memory devices with NiO, ZnO, and ZnO/NiO charge-trapping layers measured by a bidirectional sweeping voltage at 1 MHz. The open symbols are for a ± 2 V sweeping voltage, while the solid symbols are for a ± 3 V sweeping voltage. (b) Dependence of the hysteresis memory window on the sweeping voltage for devices with different charge-trapping layers. Band diagrams for memory devices with ZnO/NiO charge-trapping layers biased at (c) a positive gate voltage and (d) a negative gate voltage.

crystallize ZnO and NiO to form n- and p-type oxide semiconductors. Then 13.5 nm SiO₂ was deposited as the blocking oxide. Finally, memory devices were complete by depositing and patterning TaN as the gate electrode. To understand the behavior of a ZnO/NiO-based diode, a separate experiment with the structure of TaN/ZnO/NiO/Ni and the same RTA treatment as the memory device was conducted on the SiO₂/Si substrate. Besides the electrical performance characterized by capacitance–voltage (C - V) and current–voltage (I - V) measurements, physical analysis such as X-ray diffraction (XRD) and transmission electron microscopy (TEM) were respectively employed to confirm the crystalline structures of ZnO and NiO and the thickness of each layer after RTA treatment. X-ray photoelectron spectroscopy (XPS) was also used to characterize the band alignment of the device and the depth profile of the charge-trapping layer.

Figure 1a shows the I - V curve for the ZnO/NiO-based diode with bottom TaN grounded during the measurement. A clear asymmetric current with a rectification ratio of 90 at ± 2 V can be observed, which implies the rectifying property of the device and proves the formation of n-type ZnO and p-type NiO semiconductors after RTA. Shown in Figure 1b are the XRD spectra for ZnO and NiO with RTA treatment (JCPDS 89-1397 for ZnO and JCPDS 04-0835 for NiO). As-deposited ZnO and NiO films are amorphous, which is evidenced by the absence of any diffraction peak in the scanning range (not shown), and it is reasonable because the as-deposited film cannot gain the required energy to crystallize because of room-temperature deposition. On the contrary, diffraction peaks can be found for annealed ZnO and NiO, which suggests that the film was crystallized in the polycrystalline phase. Figure 2 shows TEM and XPS analyses for memory devices with a ZnO/NiO

charge-trapping layer. Figure 2a displays the high-resolution cross-sectional TEM image of the device. Both crystalline ZnO and NiO lattices with an interface can be observed. The interplanar distances of 0.261 and 0.210 nm respectively agree well with the lattice spacing of the (002) planes of hexagonal ZnO and (200) planes of cubic NiO. The analysis results of energy-dispersive spectroscopy (EDS) for the upper and lower parts of the charge-trapping layer are shown in Figure 2b. It can be clearly found that the upper and lower parts are respectively composed of NiO and ZnO. Besides the elements of Ni, Zn, and O, other peaks including Cu and C are also present because of the TEM Cu grid and C lacy support film spanning the Cu grid holes. Figure 2c exhibits the selected-area electron diffraction (SAED) image of the charge-trapping layer and the underlying SiO₂ tunnel and Si substrate from the cross-sectional TEM sample. Note that the selected area is large enough that the SiO₂ tunnel and Si substrate are included in the analysis. Therefore, the diffraction pattern includes signals from the Si substrate, which are the large and bright spots and can be easily distinguished from the SAED image of the Si substrate (not shown). From Figure 2c, the image consists of diffraction rings in concentric circles, and the first three inner circles are illustrated by equal radii r . The series of concentric rings resulting from many spots indicates that the charge-trapping layer is a polycrystalline material. By using the radius of each ring, the interplanar spacing d can be obtained. From the calculation, d_1 , d_2 , and d_3 are respectively 0.261, 0.241, and 0.210 nm from r_1 , r_2 , and r_3 . By referring to JCPDS, d_1 , d_2 , and d_3 respectively correspond to the (002) hexagonal ZnO, (111) cubic NiO, and (200) cubic NiO. Figure 2d demonstrates the XPS depth profile for annealed stacked ZnO/NiO on SiO₂/Si, and it also confirms that the charge-

trapping layer is indeed composed of upper NiO and lower ZnO.

Figure 3a displays the $C-V$ hysteresis after a ± 2 V bidirectional sweeping voltage for memory devices with the structure of Si/SiO₂/charge-trapping layer/SiO₂/TaN measured at 1 MHz, where the charge-trapping layer includes ZnO, NiO, and ZnO/NiO. Clockwise hysteresis for all types of samples can be attributed to electron tunneling through the Si/SiO₂ interface rather than the TaN/SiO₂ interface. The hysteresis memory window increases from 0.26 and 0.52 V to 1.12 V for devices with NiO, ZnO, and ZnO/NiO charge-trapping layers, respectively. For devices with a ZnO/NiO charge-trapping layer, as shown in the figure, the window further enlarges to 2.02 V as the sweeping voltage increases to ± 3 V. It is worth mentioning that, even with a conventional SiO₂ tunnel/blocking oxide, which has a relatively low κ value, under similar or even smaller ranges of sweeping voltage, the ZnO/NiO charge-trapping layer reveals the largest hysteresis memory window compared to other charge-trapping layers such as Au NCs,¹ graphene,¹⁵ ZnO,^{16,18} HfAlO NCs,²³ HfO₂,²⁴ Si₃N₄,²⁴ Al-rich AlO_x,²⁵ GaAs NCs,²⁶ and Ti-Al-O NCs,²⁷ where high- κ dielectrics were adopted as the tunnel/blocking oxide in most cases, and a comparison of the hysteresis memory windows among various charge-trapping layers is summarized in Table 1. The results indicate that the ZnO/NiO charge-

Table 1. Comparison of $C-V$ Hysteresis Memory Windows for Memory Devices with Various Charge-Trapping Layers

tunnel oxide	charge trapping layer	blocking oxide	sweeping voltage (V)	$C-V$ hysteresis memory window (V)	reference
SiO ₂	n-type ZnO/p-type NiO	SiO ₂	± 3	2.02	this work
SiO ₂	Au nanoparticles	Al ₂ O ₃	± 7	1.64	1
SiO ₂	single layered graphene	Al ₂ O ₃	± 7	~ 2	9
SiO ₂	ZnO nanoarrays	SiO ₂	± 10	2.2	10
Al ₂ O ₃	ZnO	Al ₂ O ₃	± 10	2.35	12
SiO ₂	HfAlO NC	Al ₂ O ₃	± 5	1.7	17
SiO ₂	HfO ₂	none	± 5	~ 1.6	18
SiO ₂	Al-rich Al-O layer	Al ₂ O ₃	± 4	~ 1.1	19
Al ₂ O ₃	GaAs NCs	Al ₂ O ₃	± 5	~ 1.2	20
Al ₂ O ₃	Ti-Al-O NCs	Al ₂ O ₃	± 3	~ 1.1	21

trapping layer holds great potential to realize memory function with low operation voltage. From the accumulation capacitance, the κ values for ZnO and NiO are respectively extracted to be 8.5 and 10.4, which are close to the reported data in the literature.^{28,29} It is the difference in the κ values for three kinds of samples (single ZnO, single NiO, and stacked ZnO/NiO) that makes the different capacitances in accumulation. Presented in Figure 3b is the hysteresis memory window dependence on the sweeping voltage for devices with different charge-trapping layers. It can be found that, even with a larger sweeping voltage of ± 3 V, devices with a NiO charge-trapping layer still have a tiny window of 0.63 V. One concern of using the same sweeping voltage occurs in the case of a single-ZnO-based device because it has the largest equivalent oxide thickness (EOT), and therefore it experiences the smallest field.

That is, the smaller memory window compared to that of ZnO/NiO-based devices may come from the inappropriate sweeping voltage range. In fact, because of the 10% difference in the EOT for stacked ZnO/NiO and single ZnO, a ± 3.3 V sweeping voltage was applied in single-ZnO-based devices to test the memory hysteresis window so that the effective electric field is identical with that of ZnO/NiO-based devices with ± 3.0 V sweeping voltage. The results (not shown) indicate that, as the sweeping voltage increases to ± 3.3 V, single-ZnO-based devices reveal a 1.32 V memory window, which is still inferior to that of ZnO/NiO-based devices. In a word, ZnO/NiO-based devices demonstrate the largest memory window under the same electric field and attest to the advantage of adopting stacked ZnO/NiO as the charge-trapping layer for memory applications. The reason why various charge-trapping layers correspond to different memory windows can be explained by the band diagrams of devices with a ZnO/NiO charge-trapping layer shown in Figure 3c,d, where positive and negative gate bias conditions are respectively exhibited. Note that, by taking the room-temperature band gaps of 9.0, 3.37, and 3.7 eV for SiO₂, ZnO, and NiO, respectively, the energy band alignments of the memory devices have been verified by XPS from separate experiments. The cases for ZnO and NiO charge-trapping layers can also be inferred by the diagram. Note that the trap energy levels in NiO and ZnO are not shown in the band diagram; however, these trap energy levels exist in the band gap and result from cation or oxygen-related defects.^{30–32}

For a NiO charge-trapping layer, there is a large conduction band offset (ΔE_{C-Si}) of 1.98 eV with respect to Si and a small ΔE_{C-SiO_2} of 1.12 eV with respect to blocking SiO₂. With positive gate bias, for ideal cases, electrons are supposed to be injected from the substrate and then trapped in the charge-trapping layer without being tunneled through the blocking oxide. To obtain optimal charge storage, the tunneling current from the substrate (J_1) should be maximized to supply sufficient electrons, while the tunneling current through the blocking oxide (J_2) should be minimized to suppress electron leakage. On the basis of this principle, because the large ΔE_{C-Si} and small ΔE_{C-SiO_2} for a NiO charge-trapping layer will respectively decrease J_1 and increase J_2 , electrons can hardly be stored even though it has been reported to have a lot of trapping sites. For a ZnO charge-trapping layer, because of its negative ΔE_{C-Si} of -1.2 eV and large ΔE_{C-SiO_2} of 4.3 eV, which are favorable for electron injection and storage, a larger memory window than that of the NiO charge-trapping layer is expected. The even larger memory window for a ZnO/NiO charge-trapping layer can be understood by considering $E_{built-in}$. As shown in Figure 1, the stacked ZnO/NiO also behaves as a diode. With positive gate bias, the diode is under forward conditions with small $E_{built-in}$, which has the direction opposite to that of the applied field and does not exist in single-ZnO and -NiO charge-trapping layers. As electrons are injected into the ZnO/NiO charge-trapping layer, some of them are trapped in the first ZnO charge-trapping layer and others may be trapped in the second charge-trapping layer. Unlike the case of a single-NiO charge-trapping layer in which electrons may gain sufficient energy from the applied electric field and therefore it is easy to tunnel through the blocking oxide without being trapped because of the small ΔE_{C-SiO_2} value, it is possible for electrons to be stored in NiO of the stacked ZnO/NiO charge-trapping layer because the opposite $E_{built-in}$ counterbalances the applied field to a certain extent and therefore electrons injected into




Figure 4. (a) Program/erase transient characteristics for different charge-trapping layers by applying ± 4 V. (b) Endurance performance for different charge-trapping layers with an operation voltage of ± 4 V. (c) Retention characteristics measured at 85°C for fresh memory devices where program/erase cycles were performed at the same conditions as those of the endurance test. (d) Read-disturb performance for ZnO/NiO-based devices.

NiO may not have enough energy to tunnel through the blocking oxide. That is, electrons can be stored in both ZnO and NiO, which consequently results in a larger memory window than a single-ZnO charge-trapping layer. With negative gate bias, the most important feature of the ZnO/NiO charge-trapping layer that sets it apart from ZnO and NiO is $E_{\text{built-in}}$, which has the same direction as that of the applied electric field and is more favorable for stored electrons tunneling back to the Si substrate.

The unique $E_{\text{built-in}}$ results in erase speed superior to those of other charge-trapping layers, which is evidenced by the program/erase transient characteristics under ± 4 V operation, as shown in Figure 4a. Threshold voltage shifts of 1.32 and 1.88 V can be respectively achieved by programming and erasing at ± 4 V for 1 ms for devices with a ZnO/NiO charge-trapping layer. Threshold voltages of the devices are obtained by extracting by flatband voltage through a simulator followed by using the common formula. The asymmetric operation speed can be explained by the different $E_{\text{built-in}}$ magnitudes and directions under forward/reverse conditions. The higher erase speed than that of the ZnO charge-trapping layer can also be explained as follows. In fact, at zero-biased condition, $E_{\text{built-in}}$ crosses through the ZnO/NiO interface, and it also extends through the whole depletion region, resulting in a built-in voltage V_{bi} . For erase operation with an applied voltage, the ZnO/NiO-based diode also experiences an additional reverse bias V_{R} that further extends the depletion width and consequently enhances the effective electric field. That is, under erase operation, the voltage drop across the ZnO/NiO charge-trapping layer becomes $V_{\text{R}} + V_{\text{bi}}$, which corresponds to a higher effective electric field and helps stored electrons gain higher energy. By gaining higher energy from the higher electric field, the stored electrons become more energetic to surmount the barrier of

tunnel oxide, and therefore the erase speed is enhanced. On the other hand, for devices without the internal field (single-NiO- or single-ZnO-based charge-trapping layer), the voltage drop across the charge-trapping layer is only V_{R} rather than $V_{\text{R}} + V_{\text{bi}}$. Therefore, the energy gained by the stored electrons is lower than that of the ZnO/NiO-based charge-trapping layer. From the I - V curve, the built-in potential V_{bi} in the diode is extracted to be about 0.9 V, which is large enough to enhance erase operation. For program operation, two-step operation characteristics are found for ZnO/NiO- and NiO-based devices, while this phenomenon is insignificant for ZnO-based devices. In fact, similar two-step program operation characteristics are commonly observed in many charge-trapping flash devices.^{33–37} However, no related investigation and research results have been reported. A mechanism is proposed to better elucidate the observed phenomenon. For charge-trapping flash memory devices, the memory window is proportional to the total trapped charge (Q_{trap}) in the trapping layer. Q_{trap} is the integration of trap current (J_{trap}) over time. J_{trap} is proportional to

$$qn_{\text{F}}\sigma_{\text{T}}\nu_{\text{E}} \int [n_{\text{T}}(E) P_{\text{trap}}(E)] dE$$

where n_{F} is the density of electrons in the conduction band of the trapping layer, σ_{T} is the capture cross section of traps, ν_{E} is the electron velocity, n_{T} is the trap density, P_{trap} is the trapping probability of electrons, and E is the electron energy with respect to the conduction band minimum. Note that n_{T} of NiO is higher than that of ZnO and P_{trap} is proportional to $P_0 [\exp(E)]^{-1}$, where P_0 is the trapping probability at the bottom of the conduction band.³⁸

For ZnO/NiO devices, as electrons inject into ZnO, because the electron-trapping probability has an inverse exponential

dependence on the electron energy, they are difficult to trap in the region near the ZnO/SiO₂ tunnel interface (bottom part of the trapping layer) because of the low trapping probability resulting from the initially high energy. As the electrons continue to travel toward the blocking oxide as the program time is prolonged, energy relaxation of the electrons occurs and it makes the electrons prone to being trapped because of the increased trapping probability. As the program time increases to 1 ms, the injected electrons may travel to the ZnO/NiO interface, drastically losing the energy due to the opposite electric field in the interface and entering into NiO. Because the electron-trapping probability shows an inverse exponential dependence on its energy, the drastically decreased electron energy would correspond to an even higher trapping probability in NiO. In addition, NiO has a higher trap density than ZnO. When the even higher trapping probability and trap density are combined, the electrons that enter into NiO can be easily trapped near the ZnO/NiO interface (central part of the trapping layer) rather than close to the NiO/blocking oxide interface (top part of the trapping layer) and consequently lead to a relatively large threshold voltage shift. It is the large threshold voltage shift that makes the two-step program characteristic. For single-NiO devices, unlike ZnO/NiO devices, the energy of injected electrons would not drastically decrease because of the absence of the opposite electric field resulting from the p/n junction. Therefore, it is expected that the energy gradually decreases along the traveling distance. Again, as the energy decreases to a certain level, the trapping probability will significantly enhance and consequently lead to a more pronounced threshold voltage shift and the two-step program property. Note that, without the opposite electric field, the injected electrons would travel a longer distance to lose its energy to a certain level that makes significantly enhanced trapping probability. It is inferred that a certain energy occurs at the position near the NiO/blocking oxide interface. When the injected electrons are trapped in NiO near the blocking oxide, they are very likely to emit through the blocking oxide because of the small conduction band offset between the blocking oxide and NiO. Because of the leaky electrons near the blocking oxide, the two-step program property is less pronounced than that of ZnO/NiO devices. For single-ZnO devices, it is inferred that the energy loss rate along the traveling distance is relatively smaller than that of NiO and therefore the electron-trapping probability would not enhance significantly across the whole ZnO, making the two-step program property even less pronounced. During erase operation, for single-NiO and single-ZnO devices, electrons stored in the bottom and central part of the trapping layer would first be removed by tunneling through the tunnel oxide and make the first-step erase. As the erase time is prolonged, most electrons stored in the top part of the trapping layer would travel to the tunnel oxide and then tunnel through it, making the second-step erase with a steeper slope in the transient characteristics due to a larger amount of electrons. For ZnO/NiO devices, stored electrons would also travel toward the tunnel oxide during erase operation. However, compared to single-NiO and single-ZnO devices, it takes a much shorter time for most stored electrons to travel to the tunnel oxide because (1) most electrons are stored in the central part rather than the top part of the trapping layer and therefore it is closer to the tunnel oxide and (2) most importantly the built-in electric field is favorable for electrons to travel toward the tunnel oxide and tunnel back to Si. That is, most electrons that are stored in the central part of the trapping

layer can swiftly travel to the tunnel oxide in short erase time, which makes the second-step erase (for the case of single-NiO and single-ZnO devices) insignificant as observed in the transient characteristics.

With an operation time of 1 ms, the ZnO/NiO charge-trapping layer demonstrates a performance superior to that of other charge-trapping layers such as ZrON,³⁹ ZrO₂,⁴⁰ multiple Ta₂O₅,⁴¹ Tb₂O₃,⁴² and SrTiO₃,⁴³ because a comparable memory window can be achieved by a lower operation voltage. The 4 V operation voltage also proves the merit of employing a ZnO/NiO charge-trapping layer to achieve low-power green memory devices. Figure 4b displays the endurance performance for various charge-trapping layers by applying a gate pulse train of ± 4 V. Because of an asymmetric operation speed for devices with a ZnO/NiO charge-trapping layer, different pulse lengths of program and erase were applied for the endurance test. A negligible degradation in the memory window of 1.8 V up to 10⁵ operation cycles can be accomplished for the ZnO/NiO charge-trapping layer and implies the feasibility of practical application for the memory devices. Figure 4c demonstrates the retention performance measured at 85 °C for fresh devices. The vertical axis indicates the normalized retained charge, which is defined as the normalized memory window with respect to the initial memory window after a certain time. This representation is widely adopted in the memory research field.^{44,45} About 16.2%, 18.5%, and 30.1% charge loss after 10 years of operation are respectively observed for devices with ZnO, ZnO/NiO, and NiO charge-trapping layers. The initial memory windows for single NiO, single ZnO, and NiO/ZnO devices are 1.13, 1.69, and 2.78 V, respectively. For the retention performance for ZnO/NiO and ZnO devices, ZnO/NiO devices show slightly worse performance than ZnO devices because, even though most electrons stored in NiO are located near the ZnO/NiO interface, few electrons are still stored in NiO near the blocking oxide. Because NiO corresponds to a smaller conduction band offset with respect to the blocking oxide, these few electrons may leak from the interface and therefore the retention is not as good as that of ZnO. However, the retention does not degrade like that of NiO devices because most electrons in NiO are stored near the ZnO/NiO interface, far from the blocking oxide. Therefore, ZnO/NiO devices still hold the capability of demonstrating a satisfactory retention performance. The worst retention for the NiO charge-trapping layer is due to the low-energy barrier for stored electrons resulting from the small ΔE_{C-SiO_2} . Besides retention, it is also important to evaluate the read-disturb issue. From the *C*-*V* hysteresis of ZnO/NiO-based devices, a gate voltage of 0.25 V is suitable for read operation. The read-disturb-induced erase-state threshold voltage instability measurement was performed for ZnO/NiO-based devices, and the result is shown in Figure 4d. It can be found that an insignificant read disturb of 30 mV was obtained after stressing for 1000 s, and it confirms that the memory cell is eligible for practical applications.

In conclusion, a stacked oxide semiconductor composed of n-type ZnO/p-type NiO with diode behavior was investigated as the charge-trapping layer for flash memory in this work. The devices exhibit low voltage operation, which is evidenced by a 2.02 V hysteresis memory window by a ± 3 V program/erase voltage and a 1.88 V threshold voltage shift by erasing at -4 V for 1 ms. Compared to single-ZnO and single-NiO charge-trapping layers, devices with a ZnO/NiO charge-trapping layer enjoy the largest memory window and superior erase speed.

For the former, this is due to the fact that electrons can be stored in both ZnO and NiO, and this phenomenon can be explained by (1) the negative conduction band offset with respect to Si for ZnO that facilitates electron injection and storage in ZnO and (2) the built-in electric field under forward bias that helps charge storage in NiO, which has a large number of localization sites. For the latter, it can be attributed to the built-in electric field under reverse bias that is of the same direction as the applied field and provides an additional field to tunnel the stored electrons back to the substrate. Furthermore, the devices also demonstrate desirable reliability in terms of a robust endurance performance, good 10 year retention, and an insignificant read-disturb issue. On the basis of the promising characteristics, the diode-based charge-trapping layer holds the potential to pave an alternative way toward green flash devices.

AUTHOR INFORMATION

Corresponding Author

*E-mail: yunhwu@mx.nthu.edu.tw.

Author Contributions

The manuscript was written through contributions of all authors. All authors have given approval to the final version of the manuscript.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This work was supported by the National Science Council of Taiwan under Contracts NSC 101-2628-E-007-012-MY3 and NSC 101-2120-M-009-004.

REFERENCES

- (1) Gupta, R. K.; Kusuma, D. Y.; Lee, P. S.; Srinivasan, M. P. Covalent Assembly of Gold Nanoparticles for Nonvolatile Memory Applications. *ACS Appl. Mater. Interfaces* **2011**, *3*, 4619–4625.
- (2) Hu, C. W.; Chang, T. C.; Tu, C.-H.; Huang, Y. H.; Lin, C. C.; Chen, M. C.; Huang, F. S.; Sze, S. M.; Tseng, T. Y. High Density Ni Nanocrystals Formed by Coevaporating Ni and SiO₂ Pellets for the Nonvolatile Memory Device Application. *Electrochem. Solid-State Lett.* **2010**, *13*, H49.
- (3) Chen, S. C.; Chang, T. C.; Hsieh, C. M.; Li, H. W.; Sze, S. M.; Nien, W. P.; Chan, C. W.; Yeh (Huang), F. S.; Tai, Y. H. Formation and Nonvolatile Memory Characteristics of W Nanocrystals by In-Situ Steam Generation Oxidation. *Thin Solid Films* **2010**, *519*, 1677–1680.
- (4) Choi, S.; Kim, S. S.; Chang, M.; Hwang, H.; Jeon, S.; Kim, C. Highly Thermally Stable TiN Nanocrystals as Charge Trapping Sites for Nonvolatile Memory Device Applications. *Appl. Phys. Lett.* **2005**, *86*, 123110.
- (5) Yang, H. J.; Chin, A.; Chen, W. J.; Cheng, C. F.; Huang, W. L.; Hsieh, I. J.; McAlister, S. P. A Program-Erasable High-κ Hf_{0.3}N_{0.2}O_{0.5} MIS Capacitor with Good Retention. *IEEE Electron Device Lett.* **2007**, *28*, 913–915.
- (6) Maikap, S.; Lee, H. Y.; Wang, T. Y.; Tzeng, P. J.; Wang, C. C.; Lee, L. S.; Liu, K. C.; Yang, J. R.; Tsai, M. J. Charge Trapping Characteristics of Atomic-Layer-Deposited HfO₂ Films with Al₂O₃ as a Blocking Oxide for High-Density Non-Volatile Memory Device Applications. *Semicond. Sci. Technol.* **2007**, *22*, 884–889.
- (7) Wu, Y.; Chen, L.; Lin, Y.; Li, M.; Wu, H. Nitrided Tetragonal ZrO₂ as The Charge-Trapping Layer for Nonvolatile Memory Application. *IEEE Electron Device Lett.* **2009**, *30*, 1290–1292.
- (8) Wu, Y. H.; Chen, L.; Wu, J. R.; Wu, M.; Lin, C.; Chang, C. Nonvolatile Memory with Nitrogen-Stabilized Cubic-Phase ZrO₂ as Charge-Trapping Layer. *IEEE Electron Device Lett.* **2010**, *31*, 1008–1010.
- (9) Tsai, C. Y.; Lee, T. H.; Chin, A.; Cheng, C. H.; Yeh, F. S. Highly-Scaled 3.6-nm ENT Trapping Layer MONOS Device with Good Retention and Endurance. *IEEE Int. Electron Devices Meet.* **2010**, 110–113.
- (10) Tsai, C. Y.; Chin, A. High-Performance Charge-Trapping Flash Memory Device with an Ultrathin 2.5-nm Equivalent-Si₃N₄-Thickness Trapping Layer. *IEEE Trans. Electron Devices* **2012**, *59*, 252–254.
- (11) Ding, S. J.; Zhang, M.; Chen, W.; Zhang, D. W.; Wang, L. K.; Wang, X. P.; Zhu, C.; Li, M.-F. High Density and Program-Erasable Metal-Insulator-Silicon Capacitor with a Dielectric Structure of SiO₂/HfO₂-Al₂O₃ Nanolaminate/Al₂O₃. *Appl. Phys. Lett.* **2006**, *88*, 042905.
- (12) Ye, Z.; Chang-Liao, K. S.; Tsai, C. Y.; Tsai, T.; Wang, T. Enhanced Operation in Charge-Trapping Nonvolatile Memory Device with Si₃N₄/Al₂O₃/HfO₂ Charge-Trapping Layer. *IEEE Electron Device Lett.* **2012**, *33*, 1351–1353.
- (13) Chen, C.; Chang-Liao, K. S.; Wu, K.; Wang, T. Improved Erasing Speed in Junctionless Flash Memory Device by HfO₂/Si₃N₄ Stacked Trapping Layer. *IEEE Electron Device Lett.* **2013**, *34*, 993–995.
- (14) Chen, G.; Huo, Z.; Jin, L.; Han, Y.; Li, X.; Liu, S.; Liu, M. Metal Floating Gate Memory Device with SiO₂/HfO₂ Dual-Layer as Engineered Tunneling Barrier. *IEEE Electron Device Lett.* **2014**, *35*, 744–746.
- (15) Hong, A. J.; Song, E. B.; Yu, H. S.; Allen, M. J.; Kim, J.; Fowler, J. D.; Wassei, J. K.; Park, Y.; Wang, Y.; Zou, J.; Kaner, R. B.; Weiller, B. H.; Wang, K. L. Graphene Flash Memory. *ACS Nano* **2011**, *5*, 7812–7817.
- (16) Suresh, V.; Huang, M. S.; Srinivasan, M. P.; Krishnamoorthy, S. In Situ Synthesis of High Density Sub-50 nm ZnO Nanopatterned Arrays Using Diblock Copolymer Templates. *ACS Appl. Mater. Interfaces* **2013**, *5*, 5727–5732.
- (17) Joo, K. H.; Moon, C. R.; Lee, S. N.; Wang, X.; Yang, J. K.; Yeo, I. S.; Lee, D.; Nam, O.; Chung, U. I.; Moon, J. T.; Ryu, B. I. Novel Charge Trap Devices with NCBO Trap Layers for NVM or Image Sensor. *IEEE Int. Electron Devices Meet.* **2006**, 979–982.
- (18) Oruc, F. B.; Cimen, F.; Rizk, A.; Ghaffari, M.; Nayfeh, A.; Okyay, A. K. Thin-Film ZnO Charge-Trapping Memory Cell Grown in a Single ALD Step. *IEEE Electron Device Lett.* **2012**, *33*, 1714–1716.
- (19) Bak, J. Y.; Ryu, M. K.; Park, S. H. K.; Hwang, C. S.; Yoon, S. M. Nonvolatile Charge-Trap Memory Transistors with Top-Gate Structure Using In–Ga–Zn–O Active Channel and ZnO Charge-Trap Layer. *IEEE Electron Device Lett.* **2014**, *35*, 357–359.
- (20) Yin, H.; Kim, S.; Lim, H.; Min, Y.; Kim, C. J.; Song, I.; Park, J.; Kim, S. W.; Tikhonovsky, A.; Hyun, J.; Park, Y. Program/Erase Characteristics of Amorphous Gallium Indium Zinc Oxide Nonvolatile Memory. *IEEE Trans. Electron Devices* **2008**, *55*, 2071–2077.
- (21) Hung, M. F.; Wu, Y. C.; Chang, J. J.; Chang-Liao, K. S. Twin Thin-Film Transistor Nonvolatile Memory with an Indium–Gallium–Zinc–Oxide Floating Gate. *IEEE Electron Device Lett.* **2013**, *34*, 75–77.
- (22) Cho, W.; Lee, S. S.; Chung, T. M.; Kim, C. G.; An, K. S.; Ahn, J. P.; Lee, J. Y.; Lee, J. W.; Hwang, J. H. Nonvolatile Memory Effects of NiO Layers Embedded in Al₂O₃ High-κ Dielectrics Using Atomic Layer Deposition. *Electrochem. Solid-State Lett.* **2010**, *13*, H209.
- (23) Maikap, S.; Rahaman, S. Z.; Tien, T. C. Nanoscale (EOT = 5.6 nm) Nonvolatile Memory Characteristics Using n-Si/SiO₂/HfAlO Nanocrystal/Al₂O₃/Pt Capacitors. *Nanotechnology* **2008**, *19*, 435202.
- (24) You, H. W.; Cho, W. J. Charge Trapping Properties of the HfO₂ Layer with Various Thicknesses for Charge Trap Flash Memory Applications. *Appl. Phys. Lett.* **2010**, *96*, 093506.
- (25) Ozaki, S.; Kato, T.; Kawae, T.; Morimoto, A. Influences of Low-Temperature Postdeposition Annealing on Memory Properties of Al/Al₂O₃/Al-rich Al-O/SiO₂/p-Si Charge Trapping Flash Memory Structures. *J. Vac. Sci. Technol. B* **2014**, *32*, 031213.
- (26) Jiang, Z.; Yuan, C.; Ye, S. Strained GaAs Nanocrystals for Nonvolatile Memory Applications. *RSC Adv.* **2014**, *4*, 19584.
- (27) Cao, Z. Y.; Li, A. D.; Li, X.; Cao, Y. Q.; Wu, D. Ti–Al–O Nanocrystal Charge Trapping Memory Cells Fabricated by Atomic Layer Deposition. *Thin Solid Films* **2014**, *563*, 6–9.

(28) Hanada, T. Basic Properties of ZnO, GaN, and Related Materials. *Oxide and Nitride Semiconductors Advances in Materials Research*; Springer: Berlin, 2009; Vol. 12; pp 1–19.

(29) Choi, J. S.; Kim, J. S.; Hwang, I. R.; Hong, S. H.; Jeon, S. H.; Kang, S. O.; Park, B. H.; Kim, D. C.; Lee, M. J.; Seo, S. Different Resistance Switching Behaviors of NiO Thin Films Deposited on Pt and SrRuO₃ Electrodes. *Appl. Phys. Lett.* **2009**, *95*, 022109.

(30) Magyari-Köpe, B.; Park, S. G.; Lee, H. D.; Nishi, Y. First Principles Calculations of Oxygen Vacancy-Ordering Effects in Resistance Change Memory Materials Incorporating Binary Transition Metal Oxides. *J. Mater. Sci.* **2012**, *47*, 7498–7514.

(31) Krajewski, T.; Stallinga, P.; Zielony, E.; Goscinski, K.; Kruszewski, P.; Wachnicki, L.; Aschenbrenner, T.; Hommel, D.; Guziejewicz, E.; Godlewski, M. Trap Levels in the Atomic Layer Deposition-ZnO/GaN Heterojunction—Thermal Admittance Spectroscopy Studies. *J. Appl. Phys.* **2013**, *113*, 194504.

(32) Lima, S. A. M.; Sigoli, F. A.; Jafelicci, M.; Davolos, M. R. Luminescent Properties and Lattice Defects Correlation on Zinc Oxide. *Int. J. Inorg. Mater.* **2001**, *3*, 749–754.

(33) Lee, C. H.; Hur, S. H.; Shin, Y. C.; Choi, J. H.; Park, D. G.; Kim, K. Charge-Trapping Device Structure of SiO₂/SiN/High-*k* Dielectric Al₂O₃ for High Density Flash Memory. *Appl. Phys. Lett.* **2005**, *86*, 152908.

(34) Yang, H. J.; Cheng, C. F.; Chen, W. B.; Lin, S. H.; Yeh, F. S.; McAlister, S. P.; Chin, A. Comparison of MONOS Memory Device Integrity when Using Hf_{1-x-y}N_xO_y Trapping Layers with Different N Compositions. *IEEE Trans. Electron Devices* **2008**, *55*, 1417–1423.

(35) Zhu, C.; Huo, Z.; Xu, Z.; Zhang, M.; Wang, Q.; Liu, J.; Long, S.; Liu, M. Performance Enhancement of Multilevel Cell Nonvolatile Memory by Using a Bandgap Engineered High-*k* Trapping Layer. *Appl. Phys. Lett.* **2010**, *97*, 355–360.

(36) Huang, X. D.; Lai, P. T.; Liu, L.; Xu, J. P. HfTiON as Charge-Trapping Layer for Nonvolatile Memory Applications. *Appl. Phys. Lett.* **2011**, *98*, 242905.

(37) Ye, Z. H.; Chang-Liao, K. S.; Tsai, C. Y.; Tsai, T. T.; Wang, T. K. Enhanced Operation in Charge-Trapping Nonvolatile Memory Device with Si₃N₄/Al₂O₃/HfO₂ Charge-Trapping Layer. *IEEE Electron Device Lett.* **2012**, *33*, 1351–1353.

(38) Spiga, S.; Congedo, G.; Russo, U.; Lamperti, A.; Salicio, O.; Driussi, F.; Vianello, E. Experimental and Simulation Study of the Program Efficiency of HfO₂ Based Charge Trapping Memories. *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC) Spain 2010*, 2–5.

(39) Wu, Y. H.; Chen, L.; Wu, J. R.; Wu, M.; Lin, C.; Chang, C. Nonvolatile Memory with Nitrogen-Stabilized Cubic-Phase ZrO₂ as Charge-Trapping Layer. *IEEE Electron Device Lett.* **2010**, *31*, 1008–1010.

(40) Chen, J. X.; Xu, J. P.; Liu, L.; Lai, P. T. Performance Improvements of Meta-Oxide-Nitride-Oxide-Silicon Nonvolatile Memory with ZrO₂ Charge-Trapping Layer by Using Nitrogen Incorporation. *Appl. Phys. Express* **2013**, *6*, 084202.

(41) Zhu, H.; Bonevich, J. E.; Li, H.; Richter, C. a.; Yuan, H.; Kirillov, O.; Li, Q. Discrete Charge States in Nanowire Flash Memory with Multiple Ta₂O₅ Charge-Trapping Stacks. *Appl. Phys. Lett.* **2014**, *104*, 233504.

(42) Pan, T. M.; Jung, J. S.; Chen, F. H. Metal-Oxide-High-*k*-Oxide-Silicon Memory Structure Incorporating a Tb₂O₃ Charge Trapping Layer. *Appl. Phys. Lett.* **2010**, *97*, 012906.

(43) Huang, X. D.; Lai, P. T.; Liu, L.; Xu, J. P. Nitrided SrTiO₃ as Charge-Trapping Layer for Nonvolatile Memory Applications. *Appl. Phys. Lett.* **2011**, *98*, 242905.

(44) Wu, J. Y.; Chen, Y. T.; Lin, M. H.; Wu, T. B. Ultrathin HfON Trapping Layer for Charge-Trap Memory Made by Atomic Layer Deposition. *IEEE Electron Device Lett.* **2010**, *31*, 993–995.

(45) Huang, X. D.; Sin, J. K. O.; Lai, P. T. Fluorinated SrTiO₃ as Charge-Trapping Layer for Nonvolatile Memory Applications. *IEEE Trans. Electron Devices* **2011**, *58*, 4235–4240.